



.... continued from last day.

## Asynchronous Sequential Circuit



$\Delta t$  : time delay incorporated into I/P CL

## State Diagram ①



## Flow table (2)

Current State	next State	next State	Output
	w=1	w=0	
A	B	A	$z_0$
B	B	C	$z_1$
C	D	C	$z_2$
D	D	A	$z_3$

## State Assignment (3)

State	$y_1$	$y_0$
A	0	0
B	0	1
C	1	1
D	1	0


only one bit should change here, as well.

Note Only one bit may change when changing states

## State Assignment Table (4)


Current State		next State		next State		Output	
$y_1$	$y_0$	w=1 $y_1$	w=1 $y_0$	w=0 $y_1$	w=0 $y_0$	$R_1$	$R_0$
0	0	0	1	0	0	1	0
0	1	0	1	1	1	0	0
1	1	1	0	1	1	1	1
1	0	1	0	0	0	0	1

## Functions (5)



$$y_0 = \bar{\omega} y_0 + \bar{y}, \omega$$


Like wise... perform operation for  $y$ .



$$R_0 = 50$$

Likewise... perform operation for  $R_1$ .


## Circuit




↳ these time delays do not need to be included b/c they are included in the logic circuit.




The other half of the circuit



## Digital System Design



This results in the following state diagram



$Z$	$R_2$	$R_1$	$R_0$
$Z_0$	0	0	0
$Z_1$	0	0	1
$Z_2$	0	1	0
$Z_3$	0	1	1
$Z_4$	1	0	0
$Z_5$	1	0	1

For HW ; design the synchronous Sequential Circuit using D Latches.